( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A physical unclonable function based on a 2-transistor subthreshold voltage divider.

, , , и . I. J. Circuit Theory and Applications, 45 (2): 260-273 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hans-Ernst Marcolin

Monika Marcotty

Johannes Marcour

Carlos Javier Marcos Navas

Massimiliano Marcon

 

Другие публикации лиц с тем же именем

Low bit rate image compression core for onboard space applications., , , , и . IEEE Trans. Circuits Syst. Video Techn., 16 (1): 114-128 (2006)Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications., , и . ISLPED, стр. 161-166. ACM, (2005)Design of a sub-1-V nanopower CMOS current reference., , , и . ECCTD, стр. 1-4. IEEE, (2017)Trimming-Less Voltage Reference for Highly Uncertain Harvesting Down to 0.25 V, 5.4 pW., , , , , и . IEEE J. Solid State Circuits, 56 (10): 3134-3144 (2021)Double-precision Dual Mode Logic carry-save multiplier., , и . Integr., (2019)AIDA: Associative In-Memory Deep Learning Accelerator., , , и . IEEE Micro, 42 (6): 67-75 (2022)FASTA: Revisiting Fully Associative Memories in Computer Microarchitecture., , , , и . IEEE Access, (2024)Efficient Implementation of Many-Ported Memories by Using Standard-Cell Memory Approach., , , , и . IEEE Access, (2023)Smart Material Implication Using Spin-Transfer Torque Magnetic Tunnel Junctions for Logic-in-Memory Computing., , , , , и . CoRR, (2022)Device-to-System Level Simulation Framework for STT-DMTJ Based Cache Memory., , , и . ICECS, стр. 123-124. IEEE, (2019)