( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Distributed Real-Time Implementation of Interference Alignment with Analog Feedback.

, , и . IEEE Trans. Vehicular Technology, 64 (8): 3513-3525 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Johannes Gerstlauer

Achim Gerstlauer

Ulrich Gerstlauer

Carmen Gerstlauer

Michael Gerstlauer

 

Другие публикации лиц с тем же именем

Memory-Aware Fusing and Tiling of Neural Networks for Accelerated Edge Inference., и . CoRR, (2021)Report on the 2021 Embedded Systems Week (ESWEEK)., и . IEEE Des. Test, 39 (1): 94-96 (2022)Sampling-based binary-level cross-platform performance estimation., , , , и . DATE, стр. 1709-1714. IEEE, (2017)Host-Compiled Multicore System Simulation for Early Real-Time Performance Evaluation., и . ACM Trans. Embed. Comput. Syst., 13 (5s): 166:1-166:26 (2014)Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (2): 299-312 (2017)Guest Editorial: Special Issue on the 2015 International Conference on Embedded Computer Systems---Architectures, Modeling and Simulation (SAMOS XV), и . International Journal of Parallel Programming, (27.03.2017)Virtual-Link: A Scalable Multi-Producer Multi-Consumer Message Queue Architecture for Cross-Core Communication., , , , и . IPDPS, стр. 182-191. IEEE, (2021)MAFAT: Memory-Aware Fusing and Tiling of Neural Networks for Accelerated Edge Inference., и . IESS, том 669 из IFIP Advances in Information and Communication Technology, стр. 78-88. Springer, (2022)RTOS scheduling in transaction level models., , и . CODES+ISSS, стр. 31-36. ACM, (2003)Statistical Pattern Based Modeling of GPU Memory Access Streams., , , , и . DAC, стр. 81:1-81:6. ACM, (2017)