( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Scale- and rotation- invariant feature detectors on Cellular Processor Arrays.

, , , и . ISCAS, стр. 2657-2660. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Alexander Diego

Jesús Diego Linares

Diego Feijóo

Diego Heredia

Diego Kienle

 

Другие публикации лиц с тем же именем

Optimization Neural Networks for Image Segmentation., , и . IWANN, том 930 из Lecture Notes in Computer Science, стр. 860-867. Springer, (1995)CMOS-3D Smart Imager Architectures for Feature Detection., , , , , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 2 (4): 723-736 (2012)An 11 mA Capacitor-Less LDO With 3.08 nA Quiescent Current and SSF-Based Adaptive Biasing., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 844-848 (2022)In-pixel analog memories for a pixel-based background subtraction algorithm on CMOS vision sensors., , , и . Int. J. Circuit Theory Appl., 46 (9): 1631-1647 (2018)Dynamic joint model of capacitive charge pumps and on-chip photovoltaic cells for CMOS micro-energy harvesting., , , и . Int. J. Circuit Theory Appl., 44 (10): 1874-1894 (2016)A General-Purpose CMOS Vision Sensor with In-Pixel 5-bit Convolutional Layer Computation., , , , и . ICECS 2022, стр. 1-4. IEEE, (2022)An analog CMOS realisation of a reconfigurable discrete-time cellular neural network., , и . ICECS, стр. 285-288. IEEE, (1998)A CMOS Vision Sensor for Background Subtraction., , , и . ISCAS, стр. 1-5. IEEE, (2020)Design methodology of a 0.7 V, 64.5 pW @ 36°C, 1830μm2 Subthreshold Voltage Reference for Implantable Devices., , , , и . ICECS, стр. 386-389. IEEE, (2019)Voltage boosters for on-chip solar cells on focal-plane processors., , , , , и . ICECS, стр. 393-396. IEEE, (2013)