( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Model-driven design and validation of embedded software.

, , , , , , и . AST, стр. 98-104. ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Franco Kämmer

Franco Nüske

Franco Nüske

Franco Caldarone

Franco Lehmann

 

Другие публикации лиц с тем же именем

System/network design-space exploration based on TLM for networked embedded systems., , и . ACM Trans. Embed. Comput. Syst., 9 (4): 37:1-37:32 (2010)Enabling Kubernetes Orchestration of Mixed-Criticality Software for Autonomous Mobile Robots., , , и . IEEE Trans. Robotics, (2024)Sequential logic minimization based on functional testability., , и . ED&TC, стр. 207-211. IEEE Computer Society, (1995)Towards Deep Learning-based Occupancy Detection Via WiFi Sensing in Unconstrained Environments., , , , , , , , и . DATE, стр. 1-6. IEEE, (2023)Test Generation for Stuck-at and Gate-Delay Faults in Sequential Circuits: A Mixed Functional/Structural Method., , и . DFT, стр. 254-262. IEEE Computer Society, (1994)Split-Et-Impera: A Framework for the Design of Distributed Deep Learning Applications., , , , , и . DDECS, стр. 39-44. IEEE, (2023)HermesBDD: A Multi-Core and Multi-Platform Binary Decision Diagram Package., , , , и . DDECS, стр. 87-90. IEEE, (2023)Late Breaking Results: Enabling Containerized Computing and Orchestration of ROS-based Robotic SW Applications on Cloud-Server-Edge Architectures., , , , , и . DAC, стр. 1-2. IEEE, (2020)Reusing RTL Assertion Checkers for Verification of SystemC TLM Models., , , , , , , , и . J. Electron. Test., 31 (2): 167-180 (2015)Sequential Circuit Test Generation Using a Symbolic/Genetic Hybrid Approach., , , и . J. Electron. Test., 17 (3-4): 321-330 (2001)