( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability.

, , , и . IEEE Micro, 28 (1): 60-68 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wei Gu

Wei Gu

Sang-Chun Yeon

Yeon Ha

Wei Wei

 

Другие публикации лиц с тем же именем

Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability., , , и . IEEE Micro, 28 (1): 60-68 (2008)Helix: Making the Extraction of Thread-Level Parallelism Mainstream., , , , и . IEEE Micro, 32 (4): 8-18 (2012)Predicting Voltage Droops Using Recurring Program and Microarchitectural Event Activity., , , , , и . IEEE Micro, 30 (1): 110 (2010)Pipelined parallel architecture for high throughput MAP detectors., , и . ISCAS (2), стр. 505-508. IEEE, (2004)A case for efficient accelerator design space exploration via Bayesian optimization., , , , , , и . ISLPED, стр. 1-6. IEEE, (2017)Digital wireline and PLL techniques., и . CICC, IEEE, (2009)A 8×5 Gb/s source-synchronous receiver with clock generator phase error correction., , и . CICC, стр. 459-462. IEEE, (2008)A binary-activation, multi-level weight RNN and training algorithm for processing-in-memory inference with eNVM., , и . CoRR, (2019)Supply-noise resilient adaptive clocking for battery-powered aerial microrobotic System-on-Chip in 40nm CMOS., , , и . CICC, стр. 1-4. IEEE, (2013)Automating Design of Voltage Interpolation to Address Process Variations., , , и . IEEE Trans. Very Large Scale Integr. Syst., 19 (3): 383-396 (2011)