( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Cross-layer reliability evaluation, moving from the hardware architecture to the system level: A CLERECO EU project overview.

, , , , , , , , , , и . Microprocess. Microsystems, 39 (8): 1204-1214 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dimitris Stathakos

Dimitris Mislis

Dimitris Kazarnovskis

Dimitris Depountis

Dimitris Theodoropoulos

 

Другие публикации лиц с тем же именем

Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions., , , и . IEEE Comput. Archit. Lett., 17 (2): 109-112 (2018)Soft Error Effects on Arm Microprocessors: Early Estimations Versus Chip., , , , и . Computer, 56 (7): 4-6 (2023)Reliability challenges of real-time systems in forthcoming technology nodes., , , , , и . DATE, стр. 129-134. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Chip Self-Organization and Fault Tolerance in Massively Defective Multicore Arrays., , , и . IEEE Trans. Dependable Secur. Comput., 8 (2): 207-217 (2011)Software-Based Self Test Methodology for On-Line Testing of L1 Caches in Multithreaded Multicore Architectures., , , и . IEEE Trans. Very Large Scale Integr. Syst., 21 (4): 786-790 (2013)Instruction-Based Self-Testing of Processor Cores., , , и . J. Electron. Test., 19 (2): 103-112 (2003)Effective software-based self-test strategies for on-line periodic testing of embedded processors., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (1): 88-99 (2005)Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors., , , и . IEEE Trans. Computers, 58 (12): 1682-1694 (2009)Towards Accurate Performance Modeling of RISC-V Designs., , , и . CoRR, (2021)Exceeding Conservative Limits: A Consolidated Analysis on Modern Hardware Margins., , , , , , , и . CoRR, (2020)