( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Ultra-Fast Parallel Prefix Adder.

, , , и . ARITH, стр. 125-134. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hitesh Sajnani

 

Другие публикации лиц с тем же именем

Design of CMOS Device Process Sensor in 28 nm FD-SOI with 2 % of Frequency Spread., , и . ICECS, стр. 1-6. IEEE, (2021)Design of HV-CMOS Detectors in BCD Technology with Noise and Crosstalk Measurements., , , , , и . ICECS, стр. 398-401. IEEE, (2019)Digitally Assisted Secondary Switch-and-Compare Technique for a SAR ADC., , и . IEEE Trans. Circuits Syst. II Express Briefs, 68 (7): 2317-2321 (2021)11 GHz UGBW Op-amp with feed-forward compensation technique., и . ISCAS, стр. 17-20. IEEE, (2011)A 6-Bit, 29.56 fJ/Conv-Step, Voltage Scalable Flash-SAR Hybrid ADC in 28 nm CMOS., , и . ISCAS, стр. 1-5. IEEE, (2019)Design of a Third Order Butterworth Gm-C Filter for EEG Signal Detection Application., , , , и . MIXDES, стр. 361-365. IEEE, (2018)Reduced switching mode for SAR ADCs: analysis and design of SAR A-to-D algorithm with periodic standby mode circuit components., , и . IET Circuits Devices Syst., 14 (5): 686-694 (2020)Design and Analysis of a Low PSIJ, Energy Efficient Bootstrapped Driver for Space Application., , и . ISCAS, стр. 1-5. IEEE, (2020)A Low Noise Bandgap Reference with 0.89 V Vref, 0.88 μVrms noise and 80 dB of PSRR., и . VLSID, стр. 1-6. IEEE, (2023)Energy Efficient Bootstrapped Driver for a Particle Detector in 180 nm SOI Technology., , и . APCCAS, стр. 273-276. IEEE, (2019)