( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Realistic performance-constrained pipelining in high-level synthesis.

, , , и . DATE, стр. 1382-1387. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Christian Lavagno

Luciano Trincia

Luciano Lazzaro

Luciano Bello

Luciano Lampante

 

Другие публикации лиц с тем же именем

High-level architectural co-simulation using Esterel and C., , , , и . CODES, стр. 189-194. ACM, (2001)What is the cost of delay insensitivity?, , , , и . ICCAD, стр. 316-323. IEEE Computer Society, (1999)Decomposition and technology mapping of speed-independent circuits using Boolean relations., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (9): 1221-1236 (1999)Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis., , , и . DAC, стр. 389-394. ACM Press, (1997)Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems., , , , и . DAC, стр. 110-115. ACM Press, (1999)Analysis of the quantization noise effects on the SQNR behaviour in analog to digital conversion., , , , и . ISCAS (2), стр. 334-338. IEEE, (1999)Early Power Estimation for System-on-Chip Designs., , , и . PATMOS, том 1918 из Lecture Notes in Computer Science, стр. 108-117. Springer, (2000)Implementation of a performance optimized database join operation on FPGA-GPU platforms using OpenCL., и . NORCAS, стр. 1-6. IEEE, (2017)Designing asynchronous circuits from behavioural specifications with internal conflicts., , , и . ASYNC, стр. 106-115. IEEE, (1994)To Spike or Not to Spike: A Digital Hardware Perspective on Deep Learning Acceleration., , , , , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 13 (4): 1015-1025 (декабря 2023)