( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
LDP: Learnable Dynamic Precision for Efficient Deep Neural Network Training and Inference.

, , , , , и . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Li Li

Li Li

Li Li

Li Li

Li Li

 

Другие публикации лиц с тем же именем

An Efficient Technique for Chip Temperature Optimization of Multiprocessor Systems in the Dark Silicon Era., , , , , и . HPCC/CSS/ICESS, стр. 688-693. IEEE, (2015)Predicting for I/O stack optimizations on cyber-physical systems., , , и . Microprocess. Microsystems, (2023)Automated Optical Accelerator Search: Expediting Green and Ubiquitous DNN-Powered Intelligence., , , , , и . IEEE Des. Test, 40 (6): 175-184 (декабря 2023)Contention Minimized Bypassing in SMART NoC., , , , и . ASP-DAC, стр. 205-210. IEEE, (2020)Fixed priority scheduling of real-time flows with arbitrary deadlines on smart NoCs: work-in-progress., , , , и . EMSOFT Companion, стр. 6:1-6:2. ACM, (2017)FoToNoC: A Folded Torus-Like Network-on-Chip Based Many-Core Systems-on-Chip in the Dark Silicon Era., , , , , и . IEEE Trans. Parallel Distributed Syst., 28 (7): 1905-1918 (2017)Chip Temperature Optimization for Dark Silicon Many-Core Systems., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (5): 941-953 (2018)Energy-Efficient Application Mapping and Scheduling for Lifetime Guaranteed MPSoCs., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (1): 1-14 (2019)User Experience-Enhanced and Energy-Efficient Task Scheduling on Heterogeneous Multi-Core Mobile Systems., , , , , , и . ICPADS, стр. 283-290. IEEE, (2018)Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (7): 1381-1394 (2021)