( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration

, , , и . (2016)cite arxiv:1606.05487.

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Anke Benini

Jochen Benini

Aldo Albert Benini

Luca Tranchini

Luca Rizzini

 

Другие публикации лиц с тем же именем

Virtual Simulation of Distributed IP-based Designs., , и . DAC, стр. 50-55. ACM Press, (1999)A Class of Code Compression Schemes for Reducing Power Consumption in Embedded Microprocessor Systems., , и . IEEE Trans. Computers, 53 (4): 467-482 (2004)State-of-the-Art SoC Communication Architectures., , , и . Embedded Systems Handbook, CRC Press, (2005)Origami: A 803-GOp/s/W Convolutional Network Accelerator., и . IEEE Trans. Circuits Syst. Video Techn., 27 (11): 2461-2475 (2017)A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets., , , и . CoRR, (2018)Efficient Image Dataset Classification Difficulty Estimation for Predicting Deep-Learning Accuracy., , , , , и . CoRR, (2018)A Wearable Device for Brain-Machine Interaction with Augmented Reality Head-Mounted Display., , , , и . BODYNETS, стр. 339-351. Springer, (2018)Variation-Tolerant Architecture for Ultra Low Power Shared-L1 Processor Clusters., , и . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 927-931 (2012)CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (5): 871-875 (2020)MPARM: Exploring the Multi-Processor SoC Design Space with SystemC., , , , и . J. VLSI Signal Process., 41 (2): 169-182 (2005)