( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Approximating Standard Cell Delay Distributions by Reformulating the Most Probable Failure Point.

, , , , и . ERMAVSS@DATE, том 1566 из CEUR Workshop Proceedings, стр. 13-16. CEUR-WS.org, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yiannakis Manoli

Yiannakis Laouris

Yiannakis Koualis

 

Другие публикации лиц с тем же именем

Trace Processors., , , и . MICRO, стр. 138-148. ACM/IEEE Computer Society, (1997)NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures., , , и . MICRO, стр. 60-71. IEEE Computer Society, (2012)Toward Multi-Layer Holistic Evaluation of System Designs., , , , , и . IEEE Comput. Archit. Lett., 15 (1): 58-61 (2016)To Detect or to Correct?, и . IOLTS, стр. 35-38. IEEE, (2018)Measuring and Exploiting Guardbands of Server-Grade ARMv8 CPU Cores and DRAMs., , , , , , , , , и 2 other автор(ы). DSN Workshops, стр. 6-9. IEEE Computer Society, (2018)Eliminating energy of same-content-cell-columns of on-chip SRAM arrays., , , , , и . ISLPED, стр. 181-186. IEEE/ACM, (2011)Identification of an Entire Workload's CPU-Vmin from the n-First Seconds of its Execution Based on Performance Counters., и . ISPASS, стр. 296-305. IEEE, (2020)An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures., , , , , , и . ACM Trans. Archit. Code Optim., 13 (2): 22:1-22:26 (2016)BlackOut: Enabling fine-grained power gating of buffers in Network-on-Chip routers., , , , , и . J. Parallel Distributed Comput., (2017)Approximating Standard Cell Delay Distributions by Reformulating the Most Probable Failure Point., , , , и . ERMAVSS@DATE, том 1566 из CEUR Workshop Proceedings, стр. 13-16. CEUR-WS.org, (2016)