( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Efficient per-nonlinearity distortion analysis for analog and RF circuits.

, и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (10): 1297-1309 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Lawrence Oshinowo

Lawrence Phillips

Lawrence Lowe

Lawrence Mutwol

Lawrence Rajczak

 

Другие публикации лиц с тем же именем

PRIMO: Probability Interpretation of Moments for Delay Calculation., и . DAC, стр. 463-468. ACM Press, (1998)A Sparse Image Method for BEM Capacitance Extraction., , , и . DAC, стр. 357-362. ACM Press, (1996)Securing Digital Systems via Split-Chip Obfuscation., , и . CoRR, (2020)Defining Statistical Timing Sensitivity for Logic Circuits With Large-Scale Process and Environmental Variations., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (6): 1041-1054 (2008)Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (2): 210-215 (1997)Equipotential shells for efficient inductance extraction., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (1): 70-79 (2001)Global and local congestion optimization in technology mapping., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (4): 498-505 (2003)Efficient per-nonlinearity distortion analysis for analog and RF circuits., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (10): 1297-1309 (2003)Asymptotic Probability Extraction for Nonnormal Performance Distributions., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (1): 16-37 (2007)Accurate Coupling-centric Timing Analysis Incorporating Temporal and Functional Isolation., , и . VLSI Design, 15 (3): 605-618 (2002)