( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Whole New World: How to Architect Beyond-FPGA Reconfigurable Acceleration Devices?

, , и . FPL, стр. 265-270. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Labib Boutros

Michael Boutros

Boutros Fadel

Louis Meleka Boutros

Nabil Boutros-Mikhail

 

Другие публикации лиц с тем же именем

Hardware acceleration of novel chaos-based image encryption for IoT applications., , , и . ICM, стр. 1-4. IEEE, (2017)A Whole New World: How to Architect Beyond-FPGA Reconfigurable Acceleration Devices?, , и . FPL, стр. 265-270. IEEE, (2023)RAD-Sim: Rapid Architecture Exploration for Novel Reconfigurable Acceleration Devices., , и . FPL, стр. 438-444. IEEE, (2022)Compute-Capable Block RAMs for Efficient Deep Learning Acceleration on FPGAs., , , , , , , , и . FCCM, стр. 88-96. IEEE, (2021)Embracing Diversity: Enhanced DSP Blocks for Low-Precision Deep Learning on FPGAs., , и . FPL, стр. 35-42. IEEE Computer Society, (2018)Scalable Low-Latency Persistent Neural Machine Translation on CPU Server with Multiple FPGAs., , , , , , , , , и . FPT, стр. 307-310. IEEE, (2019)Why Compete When You Can Work Together: FPGA-ASIC Integration for Persistent RNNs., , , , , , , , , и 6 other автор(ы). FCCM, стр. 199-207. IEEE, (2019)Field-Programmable Gate Array Architecture for Deep Learning: Survey & Future Directions., , и . CoRR, (2024)You Cannot Improve What You Do not Measure: FPGA vs. ASIC Efficiency Gaps for Convolutional Neural Network Inference., , и . ACM Trans. Reconfigurable Technol. Syst., 11 (3): 20:1-20:23 (2018)Specializing for Efficiency: Customizing AI Inference Processors on FPGAs., , и . ICM, стр. 62-65. IEEE, (2021)