( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Maximum Current Estimation in Programmable Logic Arrays.

, и . Great Lakes Symposium on VLSI, стр. 301-306. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ibrahim Ak n

n n n

Hayssam Hajj

Nady Hajj

Youssef Hajj Shehadeh

 

Другие публикации лиц с тем же именем

Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits., , и . ISCAS, стр. 435-438. IEEE, (1994)High-performance bidirectional repeaters., и . ACM Great Lakes Symposium on VLSI, стр. 53-58. ACM, (2000)An optimization technique for dual-output domino logic., , и . ISLPED, стр. 258-260. ACM, (1999)Estimation of state line statistics in sequential circuits., , и . ACM Trans. Design Autom. Electr. Syst., 7 (3): 455-473 (2002)Analytical estimation of signal transition activity from word-level statistics., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 718-733 (1997)An analytical model for delay and crosstalk estimation in interconnects under general switching conditions., и . ICECS, стр. 831-834. IEEE, (2000)Monte-Carlo approach for power estimation in sequential circuits., , и . ED&TC, стр. 416-420. IEEE Computer Society, (1997)Architectural and compiler techniques for energy reduction in high-performance microprocessors., , , и . IEEE Trans. Very Large Scale Integr. Syst., 8 (3): 317-326 (2000)Post-Route Gate Sizing for Crosstalk Noise Reduction., , , , , , и . ISQED, стр. 171-176. IEEE Computer Society, (2003)A Fast Coupling Aware Delay Estimation Scheme Based on Simplified Circuit Model., и . ISQED, стр. 133-138. IEEE Computer Society, (2001)