( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design of high-performance system-on-chips using communication architecture tuners.

, , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (5): 620-636 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Davinder Kumar Anand

Raghunathan Ramakrishnan

Devanathan Raghunathan

Amar Frank Anand

Madhankumar Anandhakrishnan

 

Другие публикации лиц с тем же именем

Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips., , , и . DAC, стр. 513-518. ACM, (2000)Hardware Accelerated Power Estimation, , и . CoRR, (2007)STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks., , , и . CoRR, (2014)System-on-Chip Power Management Considering Leakage Power Variations., , , и . DAC, стр. 877-882. IEEE, (2007)Analyzing the energy consumption of security protocols., , , и . ISLPED, стр. 30-35. ACM, (2003)High-level macro-modeling and estimation techniques for switching activity and power consumption., , и . IEEE Trans. Very Large Scale Integr. Syst., 11 (4): 538-557 (2003)Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems., , , и . IEEE Trans. Very Large Scale Integr. Syst., 15 (3): 296-308 (2007)Variation-Aware System-Level Power Analysis., , , и . IEEE Trans. Very Large Scale Integr. Syst., 18 (8): 1173-1184 (2010)Emulation-Based Analysis of System-on-Chip Performance Under Variations., , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (12): 3401-3414 (2016)Software Architectural Transformations, , и . (2004)