( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Power optimization of core-based systems by address bus encoding.

, , , , и . IEEE Trans. Very Large Scale Integr. Syst., 6 (4): 554-562 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Giovanni Federigo De Santi

Cristiano Micheli

Andrea Micheli

Karl Micheli

Walter Micheli

 

Другие публикации лиц с тем же именем

Automated Composition of Hardware Components., и . DAC, стр. 14-19. ACM Press, (1998)A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication., , , , и . VLSI-SoC (Selected Papers), том 313 из IFIP Advances in Information and Communication Technology, стр. 232-250. Springer, (2008)System-Level Design for Nano-Electronics., , , , и . ICECS, стр. 747-751. IEEE, (2007)New Design Paradigms: New Architectures for New technologies.. ICECS, стр. 1. IEEE, (2007)Parallel vs. serial inter-plane communication using TSVs., , и . LASCAS, стр. 1-5. IEEE, (2014)A study on buffer distribution for RRAM-based FPGA routing structures., , , и . LASCAS, стр. 1-4. IEEE, (2015)A fast pruning technique for low-power inexact Circuit design., , , , , и . LASCAS, стр. 1-4. IEEE, (2015)Pattern-based FPGA logic block and clustering algorithm., , и . FPL, стр. 1-4. IEEE, (2014)Impact of data serialization over TSVs on routing congestion in 3D-stacked multi-core processors., , , и . Microelectron. J., (2016)Modeling stochasticity and robustness in gene regulatory networks., , , , и . Bioinform., (2009)