( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Application-Specific Network-on-Chip synthesis with topology-aware floorplanning.

, , , и . SBCCI, стр. 1-6. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Tateo Yoshimura

Takeshi Morita

Tadasuke Yoshimura

Takeshi Morita

Takeshi Imamura

 

Другие публикации лиц с тем же именем

Register placement for high-performance circuits., , и . DATE, стр. 1470-1475. IEEE, (2009)Double feedback streaming agent for real-time delivery of media over 3G wireless networks., , и . WCNC, стр. 2102-2106. IEEE, (2003)Approximate-DCT-Derived Measurement Matrices with Row-Operation-Based Measurement Compression and its VLSI Architecture for Compressed Sensing., , , и . IEICE Trans. Electron., 101-C (4): 263-272 (2018)Network simplex method based Multiple Voltage Scheduling in Power-efficient High-level synthesis., , и . ASP-DAC, стр. 237-242. IEEE, (2013)Construction of an (r11, r12, r22)-Tournament from a Score Sequence Pair., , и . ISCAS, стр. 3403-3406. IEEE, (2007)Genetic Algorithm based pipeline scheduling in high-level synthesis., и . ASICON, стр. 1-4. IEEE, (2013)Simultaneous scheduling and binding for resource usage and interconnect complexity reduction in high-level synthesis., , , и . ASICON, стр. 1-4. IEEE, (2015)Power and resource aware scheduling with multiple voltages., , , , и . ASICON, стр. 1-4. IEEE, (2013)Floorplanning driven Network-on-Chip synthesis for 3-D SoCs., , , , и . ISCAS, стр. 1203-1206. IEEE, (2011)Mobility overlap-removal based leakage power aware scheduling in high-level synthesis., , , и . ISCAS, стр. 1745-1748. IEEE, (2013)