( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Modelling and Measurements on minimum-width transmission-lines from 10-67GHz in 65nm CMOS.

, , , и . CICC, стр. 1-4. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Paul H M van Loosdrecht

Gordon Van 't Slot

M t cet a

Bianca M van Kemenade

Paul Van Lindt

 

Другие публикации лиц с тем же именем

Analysis of the Effect of PFD Sampling on Charge-Pump PLL Stability., , , , и . ISCAS, стр. 1-5. IEEE, (2018)Modeling and analysis of the effects of PLL phase noise on FMCW radar performance., , , , и . ISCAS, стр. 1-4. IEEE, (2017)High-power digital envelope modulator for a polar transmitter in 65nm CMOS., , и . CICC, стр. 733-736. IEEE, (2008)The effect of clock jitter on the DR of Sigma Delta modulators., , и . ISCAS, IEEE, (2006)A 107GHz LNA in 65nm CMOS with inductive neutralization and slow-wave transmission lines., , , и . SCVT, стр. 1-4. IEEE, (2012)An EFOM for cross-layer optimization towards low-power and high-performance wireless networks., , , , и . ISCAS, стр. 2263-2266. IEEE, (2010)A 70 GHz 10.2 mW self-demodulator for OOK modulation in 65-nm CMOS technology., , , , и . CICC, стр. 1-4. IEEE, (2010)Noise analysis of a BJT-based charge pump for low-noise PLL applications., , , , и . ECCTD, стр. 1-4. IEEE, (2017)On the Attenuation of DAC Aliases Through Multiphase Clocking., и . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (3): 190-194 (2009)The theoretical efficiency in digital envelope power amplifiers for WLAN OFDM polar transmitters., и . ISCAS, стр. 1105-1108. IEEE, (2010)