( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A fast multi-core virtual platform and its application on software development.

, , , , и . ASICON, стр. 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Zhiyi Ding

Zhiyi Lv

Yu-Ting Yu

Yu-Yu Su

Sze-Man Yu

Metal complexes with enolatoimine ligands for controlled olefin polymerizations. Uni Konstanz, (2009)
 

Другие публикации лиц с тем же именем

NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators., , , , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 28 (9): 1966-1978 (2020)Enhancing aspect-based sentiment analysis with dependency-attention GCN and mutual assistance mechanism., , и . J. Intell. Inf. Syst., 62 (1): 163-189 (февраля 2024)A scalable and reconfigurable 2.5D integrated multicore processor on silicon interposer., , , , , и . CICC, стр. 1-4. IEEE, (2015)A Shared Memory Module for Asynchronous Arrays of Processors., , и . EURASIP J. Embed. Syst., (2007)A 2D mesh NoC with self-configurable and shared-FIFOs routers., , , , и . ASICON, стр. 1-4. IEEE, (2013)A fast multi-core virtual platform and its application on software development., , , , и . ASICON, стр. 1-4. IEEE, (2013)A low power register file with asynchronously controlled read-isolation and software-directed write-discarding., , , , и . ISCAS, стр. 349-352. IEEE, (2013)A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 56-57. IEEE, (2013)An Asynchronous Convolution Process Engine forVGG-16 Neural Network., , , , и . ICTA, стр. 73-74. IEEE, (2020)High-Throughput Zipper Encoder for 800G Optical Communication System., , , , и . ICTA, стр. 214-215. IEEE, (2021)