( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 4mW per-Channel 101dB-DR Stereo Audio DAC with Transformed Quantization Structure.

, , , , , и . CICC, стр. 145-148. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yung-Jae Kim

Jae-Min Kim

Yong-jae Kim

Myoung-Jae Kim

Jae-Hun Kim

 

Другие публикации лиц с тем же именем

A 3.0V 12b 120 Msample/s CMOS pipelined ADC., , , , и . ISCAS, IEEE, (2006)A Re-configurable 0.5V to 1.2V, 10MS/s to 100MS/s, Low-Power 10b 0.13um CMOS Pipeline ADC., , , , , , , и . CICC, стр. 185-188. IEEE, (2007)An All-Digital 90-Degree Phase-Shift DLL with Loop-Embedded DCC for 1.6Gbps DDR Interface., , , , , и . CICC, стр. 373-376. IEEE, (2007)A 101-dB SNR hybrid delta-sigma audio ADC using post integration time control., , , , , , и . CICC, стр. 89-92. IEEE, (2008)A 1.4 V 10-bit 20 MSPS pipelined A/D converter., , , , и . ISCAS, стр. 439-442. IEEE, (2000)An 11mW 100MHz 16X-OSR 64dB-SNDR hybrid CT/DT ΔΣ ADC with relaxed DEM timing., , , , , , , и . CICC, стр. 171-174. IEEE, (2009)A 16b 10MS/s digitally self-calibrated ADC with time constant control., , , , , , и . CICC, стр. 113-116. IEEE, (2008)A 65nm CMOS 1.2V 12b 30MS/s ADC with capacitive reference scaling., , , , и . CICC, стр. 165-168. IEEE, (2008)A 15mW 0.2mm2 50MS/s ADC with wide input range., , , , , , и . ISSCC, стр. 842-851. IEEE, (2006)Digitally tuneable on-chip resistor in CMOS for high-speed data transmission., , и . ISCAS (1), стр. 185-188. IEEE, (2003)