( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
NASA+: Neural Architecture Search and Acceleration for Multiplication-Reduced Hybrid Networks.

, , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2523-2536 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylation. Uni Marburg, (2009)

Paul Wang

Lien Wang

Scheifoo Wang

 

Другие публикации лиц с тем же именем

A lightweight face detector by integrating the convolutional neural network with the image pyramid., , , и . Pattern Recognit. Lett., (2020)Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (9): 2156-2169 (2019)An Adaptive Chase-Pyndiah Algorithm for Turbo Product Codes., , , и . IEEE Commun. Lett., 27 (4): 1065-1069 (апреля 2023)Column-Weighted Probabilistic GDBF Decoder for Irregular LDPC Codes., , , и . ISVLSI, стр. 1-6. IEEE, (2023)An FPGA-Based Reconfigurable CNN Training Accelerator Using Decomposable Winograd., , , и . ISVLSI, стр. 1-6. IEEE, (2023)A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA., , , и . ISVLSI, стр. 144-149. IEEE, (2021)Accelerating NLP Tasks on FPGA with Compressed BERT and a Hardware-Oriented Early Exit Method., , , и . ISVLSI, стр. 410-413. IEEE, (2022)Memory-reduced MAP decoding for double-binary convolutional Turbo code., , и . ISCAS, стр. 469-472. IEEE, (2010)Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes., и . ISCAS (6), стр. 5786-5789. IEEE, (2005)Design Light-weight 3D Convolutional Networks for Video Recognition Temporal Residual, Fully Separable Block, and Fast Algorithm., , и . CoRR, (2019)