From post

Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm.

, , , и . ARC, том 5453 из Lecture Notes in Computer Science, стр. 181-192. Springer, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Data Reorganization and Prefetching of Pointer-Based Data Structures., и . IEEE Des. Test Comput., 28 (4): 38-47 (2011)Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations., , и . IEEE Trans. Computers, 53 (11): 1420-1435 (2004)Approach for Selecting and Integrating Cloud Services to Construct Hybrid Cloud., , , и . J. Grid Comput., 18 (3): 441-469 (2020)Automatic Synthesis of Data Storage and Control Structures for FPGA-Based Computing Engines., и . FCCM, стр. 91-100. IEEE Computer Society, (2000)Bridging the Gap between Compilation and Synthesis in the DEFACTO System., , , , и . LCPC, том 2624 из Lecture Notes in Computer Science, стр. 52-70. Springer, (2001)Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm., , , и . ARC, том 5453 из Lecture Notes in Computer Science, стр. 181-192. Springer, (2009)Extending the Applicability of Scalar Replacement to Multiple Induction Variables., , и . LCPC, том 3602 из Lecture Notes in Computer Science, стр. 455-469. Springer, (2004)Efficient video quality assessment for on-demand video transcoding using intensity variation analysis., и . J. Supercomput., 75 (4): 1751-1765 (2019)Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system., , , , и . Microprocess. Microsystems, 29 (2-3): 51-62 (2005)Data Reuse in Configurable Architectures with RAM Blocks: Extended Abstract., , и . FPL, том 3203 из Lecture Notes in Computer Science, стр. 1113-1115. Springer, (2004)