( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Timed Petri Net Model and Simulation of a Dataflow Computer.

, , и . PNPM, стр. 56-63. IEEE Computer Society, (1985)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Masahiro Noguchi

Masahiro Ogawa

Masahiro Yoshida

Masahiro Katsura

Masahiro Niitsuma

 

Другие публикации лиц с тем же именем

Hybrid Processor Based on VLIW and PN-Superscalar., и . PDPTA, стр. 623-632. CSREA Press, (1996)Modular Design Structure and High-Level Prototyping for Novel Embedded Processor Core., , , и . EUC, том 3824 из Lecture Notes in Computer Science, стр. 340-349. Springer, (2005)An Efficient Code Generation Algorithm for Code Size Reduction Using 1-Offset P-Code Queue Computation Model., , и . EUC, том 4808 из Lecture Notes in Computer Science, стр. 196-208. Springer, (2007)Queue Register File Optimization Algorithm for QueueCore Processor., , и . SBAC-PAD, стр. 169-176. IEEE Computer Society, (2007)Construction of Hybrid MPI-OpenMP Solutions for SMP Clusters., , , и . Inf. Media Technol., 1 (1): 45-57 (2006)Proposal and Design of a Parallel Queue Processor Architecture (PQP)., , , , и . IASTED PDCS, стр. 549-554. IASTED/ACTA Press, (2002)An Efficient Dynamic Switching Mechanism (DSM) for Hybrid Processor Architecture., , , и . EUC, том 3824 из Lecture Notes in Computer Science, стр. 77-86. Springer, (2005)Compiler-Controlled Parallelism-Independent Scheduling Method for Cluster Computing Systems., и . HPCS, стр. 182-189. IEEE Computer Society, (2002)High Speed Synchronization for a Statically Scheduled Superscalar Processor., и . Int. J. High Speed Comput., 3 (1): 77-87 (1991)Design and implementation of a queue compiler., , и . Microprocess. Microsystems, 33 (2): 129-138 (2009)