( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A robust and low power dual data rate (DDR) flip-flop using c-elements.

, , и . ISQED, стр. 147-150. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Payman Hadji

Payman Rezaee

Payman Barikbin

Bahman Payman

Payman Harirchian

 

Другие публикации лиц с тем же именем

An intelligent readout circuit for infrared multispectral remote sensing.. MWSCAS, стр. 153-156. IEEE, (2014)A new Potential-Based Reward Shaping for Reinforcement Learning Agent., , , и . CCWC, стр. 1-6. IEEE, (2023)Prediction of gate delay variation for CNFET under CNT density variation., и . DFT, стр. 140-145. IEEE Computer Society, (2012)Vertical pitch limitations on performance enhancement in bonded three-dimensional interconnect architectures., , , и . SLIP, стр. 123-127. ACM, (2000)Stochastic interconnect layout sensitivity model., и . SLIP, стр. 9-14. ACM, (2007)Spatio-temporal tunable pixels for multi-spectral infrared imagers., , , и . MWSCAS, стр. 317-320. IEEE, (2013)A linear digital VCO for Clock Data Recovery (CDR) applications., , , и . ICECS, стр. 98-101. IEEE, (2010)Characterization and modeling of clock skew with process variations., , и . CICC, стр. 441-444. IEEE, (1999)A robust and low power dual data rate (DDR) flip-flop using c-elements., , и . ISQED, стр. 147-150. IEEE, (2010)Predictive Application of PIDF and PPC for Interconnects' Crosstalk, TSV, and LER Issues in UDSM ICs and Nano-Systems., , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (2): 438-443 (2014)