( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Improved Algorithm for Time-Multiplexing with Digital CNN's Applied in Image Processing, Synthesized in a FPGA.

, , и . CCE, стр. 1-6. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Luis Felipe Flores-Suárez

Nava Mehdiani

Werner Luis

Paola Nava

Nava Tintarev

 

Другие публикации лиц с тем же именем

Multilayer perceptron network with integrated training algorithm in FPGA., , , , и . CCE, стр. 1-6. IEEE, (2014)Metaheuristic Method for Dimensionality Reduction Tasks., , , и . CCE, стр. 1-5. IEEE, (2022)Memristor hybrid model for nonlinear analog circuit design., , , , и . CCE, стр. 1-6. IEEE, (2017)3-layered capacitive structure design for MEMS inertial sensing., , , , и . CCE, стр. 1-5. IEEE, (2016)Floating gate MOSFET circuit design for a monolithic MEMS GAS sensor., , , , и . SBCCI, ACM, (2009)Autoencoder with Orthogonal Variant., , , и . CCE, стр. 1-5. IEEE, (2023)Eye Fundus Image Processing Using Fuzzy Logic., , , , и . CCE, стр. 1-6. IEEE, (2022)Electronic implementation for competitive neural network: a prototype., , , и . ICNN, стр. 968-973. IEEE, (1996)4-Bit Arithmetic Logic Unit (ALU) based on Neuron MOS Transistors., , , и . CCE, стр. 1-6. IEEE, (2012)Improved Algorithm for Time-Multiplexing with Digital CNN's Applied in Image Processing, Synthesized in a FPGA., , и . CCE, стр. 1-6. IEEE, (2019)