( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
HEIF: Highly Efficient Stochastic Computing-Based Inference Framework for Deep Neural Networks.

, , , , , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (8): 1543-1556 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jeffrey Johnson

Jeffrey Gaynor

Jeffrey Donahue

jeffrey Wimmer

Jeffrey Windisch

 

Другие публикации лиц с тем же именем

High performance training of deep neural networks using pipelined hardware acceleration and distributed memory., , , , , , , и . ISQED, стр. 383-388. IEEE, (2018)SEU Mitigation and Validation of the LEON3 Soft Processor Using Triple Modular Redundancy for Space Processing., , , , , и . FPGA, стр. 205-214. ACM, (2016)Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits., и . ACM Trans. Design Autom. Electr. Syst., 22 (3): 57:1-57:21 (2017)HEIF: Highly Efficient Stochastic Computing-Based Inference Framework for Deep Neural Networks., , , , , , , , , и 1 other автор(ы). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (8): 1543-1556 (2019)Structural design optimization for deep convolutional neural networks using stochastic computing., , , , , , и . DATE, стр. 250-253. IEEE, (2017)Congestion-aware optimal techniques for assigning inter-tier signals to 3D-vias in a 3DIC., и . 3DIC, стр. TS8.23.1-TS8.23.6. IEEE, (2015)Optimal techniques for assigning inter-tier signals to 3D-vias with path control in a 3DIC., и . ISCAS, стр. 802-805. IEEE, (2014)A multi-mode energy-efficient double-precision floating-point multiplier., и . MWSCAS, стр. 29-32. IEEE, (2014)A high-speed fully differential current switch., , и . ICECS, стр. 343-346. IEEE, (1998)A high-speed high-resolution CMOS current comparator., , и . ICECS, стр. 303-306. IEEE, (1999)