( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
CoSA: Scheduling by Constrained Optimization for Spatial Accelerators.

, , , , , , , и . ISCA, стр. 554-566. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Qijing Feng

Josef Huang

Pa Huang

Haishi Huang

Feiqing Huang

 

Другие публикации лиц с тем же именем

HAO: Hardware-aware Neural Architecture Optimization for Efficient Inference., , , , , и . FCCM, стр. 50-59. IEEE, (2021)HAWQV3: Dyadic Neural Network Quantization., , , , , , , , , и 1 other автор(ы). CoRR, (2020)AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs., , , , и . DATE, стр. 490-495. IEEE, (2020)Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs., , , , , , , , , и 1 other автор(ы). CoRR, (2018)Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim., , и . EMC2@HPCA/CVPR/ISCA, стр. 21-25. IEEE, (2019)Full Stack Optimization of Transformer Inference: a Survey., , , , , , , , , и 2 other автор(ы). CoRR, (2023)BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors., , и . RTAS, стр. 364-375. IEEE, (2020)DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators., , , , и . MICRO, стр. 209-224. ACM, (2023)Algorithm-hardware Co-design for Deformable Convolution., , , , , , , и . CoRR, (2020)CoDeNet: Efficient Deployment of Input-Adaptive Object Detection on Embedded FPGAs., , , , , , , , и . FPGA, стр. 206-216. ACM, (2021)