( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
ALIGN: A System for Automating Analog Layout.

, , , , , , , , , , , , , и . IEEE Des. Test, 38 (2): 8-18 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ramesh Ummanni

Ramesh Sharma

Ramesh Boggula

Ramesh Sheth

Ramesh Samanta

 

Другие публикации лиц с тем же именем

A 1GHz signal bandwidth 4-channel-I/Q polyphase-FFT filter bank., и . ESSCIRC, стр. 355-358. IEEE, (2016)A 2.4GHz IEEE 802.15.6 Compliant 1.52nJ/bit TX & 1.32nJ/bit RX Multiband Transceiver for Low Power Standards., и . ICECS, стр. 821-824. IEEE, (2018)A novel noise optimization design technique for radio frequency low noise amplifiers., , и . ISCAS (1), стр. 209-212. IEEE, (2003)Analysis and gain design of an integrated quadrature mixer with improved noise and image rejection., и . ISCAS (4), стр. 786-789. IEEE, (2001)A throughput-agnostic 11.9-13.6GOPS/mW multi-signal classification SoC for cognitive radios in 40nm CMOS., , , , , , и . VLSIC, стр. 150-. IEEE, (2015)Capacitor bank design for wide tuning range LC VCOs: 850MHz-7.1GHz (157%)., и . ISCAS, стр. 1975-1978. IEEE, (2010)Frequency-Hopped Quadrature Frequency Synthesizer in 0.13-mum Technology., , и . IEEE J. Solid State Circuits, 46 (9): 2021-2032 (2011)Design of Low Power Integrated Radios for Emerging Standards, и . Springer, (2020)High linearity PVT tolerant 100MS/s rail-to-rail ADC driver with built-in sampler in 65nm CMOS., и . CICC, стр. 1-4. IEEE, (2014)A unified framework for capacitive series-parallel DC-DC converter design., и . CICC, стр. 1-8. IEEE, (2014)