( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder.

, и . VLSI Design, стр. 255-260. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ahsanullah

Kamal Chowdhury

Tobias Chowdhury

Helal Chowdhury

Raja Paul

 

Другие публикации лиц с тем же именем

Network decomposition based large-scale reverse engineering of gene regulatory network., и . Neurocomputing, (2015)An improved method to infer Gene Regulatory Network using S-System., и . IEEE Congress on Evolutionary Computation, стр. 1012-1019. IEEE, (2011)Inferring large scale genetic networks with S-system model., , и . GECCO, стр. 271-278. ACM, (2013)Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder., и . VLSI Design, стр. 255-260. IEEE Computer Society, (2005)Synthesis of Full-Adder Circuit Using Reversible Logic., , , и . VLSI Design, стр. 757-760. IEEE Computer Society, (2004)Reconstructing Gene Regulatory Network with Enhanced Particle Swarm Optimization., , , и . ICONIP (2), том 8835 из Lecture Notes in Computer Science, стр. 229-236. Springer, (2014)Incorporating time-delays in S-System model for reverse engineering genetic networks., , и . BMC Bioinform., (2013)Reverse Engineering Genetic Networks with Time-Delayed S-System Model and Pearson Correlation Coefficient., , и . ICONIP (2), том 8227 из Lecture Notes in Computer Science, стр. 624-631. Springer, (2013)On the Analysis of Reversible Booth's Multiplier., , и . VLSID, стр. 170-175. IEEE Computer Society, (2015)Minimization of CTS of k-CNOT Circuits for SSF and MSF Model., , и . DFT, стр. 290-298. IEEE Computer Society, (2008)