From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Development and Testing on the European Space-Grade BRAVE FPGAs: Evaluation of NG-Large Using High-Performance DSP Benchmarks., , , , , , , и . IEEE Access, (2021)Towards sharing one FPGA SoC for both low-level PHY and high-level AI/ML computing at the edge., , , , , и . MeditCom, стр. 76-81. IEEE, (2021)Design and Comparison of FFT VLSI Architectures for SoC Telecom Applications with Different Flexibility, Speed and Complexity Trade-Offs., , , , , и . Circuits Syst. Signal Process., 31 (2): 627-649 (2012)End-to-End Real-Time Service Provisioning over a SDN-controllable 60 GHz analog FiWi X-haul for 5G Hot-Spot Networks., , , , , , , , , и 17 other автор(ы). OFC, стр. 1-3. IEEE, (2022)5G mm Wave Networks Leveraging Enhanced Fiber-Wireless Convergence for High-Density Environments: The 5G-PHOS Approach., , , , , , , , , и 25 other автор(ы). BMSB, стр. 1-5. IEEE, (2018)Live demonstration of an SDN-reconfigurable, FPGA-based TxRx for an analog-IFoF/mmWave radio access network in an MNO's infrastructure., , , , , , , , , и 17 other автор(ы). JOCN, 15 (8): C299-C306 (2022)Analog fiber-wireless downlink transmission of IFoF/mmWave over in-field deployed legacy PON infrastructure for 5G fronthauling., , , , , , , , , и 6 other автор(ы). JOCN, 12 (10): D57-D65 (2020)Customizing a VLIW Chip Multiprocessor for Motion Estimation Algorithms., , , и . ARCS Workshops, VDE-Verlag, (2011)Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications., , , , и . VLSI-SoC, стр. 1-4. IEEE, (2022)Study of interpolation filters for motion estimation with application in H.264/AVC encoders., , и . ICECS, стр. 9-12. IEEE, (2011)