From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 6.4-GS/s 1-GHz BW Continuous-Time Pipelined ADC with Time-Interleaved Sub-ADC-DAC Achieving 61.7-dB SNDR in 16-nm FinFET., , , , , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)A Novel Dynamic Current Boosting Technique for Enhancement of Settling Time and Elimination of Slewing of CMOS Amplifiers., , , , и . ARTCom, стр. 115-117. IEEE Computer Society, (2009)Continuous-time hybrid computation with programmable nonlinearities., , , , , , , и . ESSCIRC, стр. 279-282. IEEE, (2015)A 1-MHz-Bandwidth Continuous-Time Delta-Sigma ADC Achieving >90dB SFDR and >80dB Antialiasing Using Reference-Switched Resistive Feedback DACs., , , , , , , , , и 1 other автор(ы). CICC, стр. 1-2. IEEE, (2023)Signal Encoding and Processing in Continuous Time Using a Cascade of Digital Delays., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (3): 1017-1030 (2019)22.2 A 700MHZ-BW -164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital Reconstruction Achieving 3 using Digital Cancellation of DAC Errors., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 390-392. IEEE, (2024)Improved Implementation of CRL and SCRL Gates for Ultra Low Power., , и . ARTCom, стр. 123-125. IEEE Computer Society, (2009)A 6.4-GS/s 1-GHz BW Continuous-Time Pipelined ADC With Time-Interleaved Sub-ADC-DAC Achieving 61.7-dB SNDR in 16-nm FinFET., , , , , , , и . IEEE J. Solid State Circuits, 59 (4): 1158-1170 (апреля 2024)16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter., , , , , , , , , и 5 other автор(ы). ISSCC, стр. 260-262. IEEE, (2020)