( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
The VTR project: architecture and CAD for FPGAs from verilog to routing.

, , , , , , , , и . FPGA, стр. 77-86. ACM, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jeffrey Johnson

Jeffrey Gaynor

Jeffrey Donahue

jeffrey Wimmer

Jeffrey Windisch

 

Другие публикации лиц с тем же именем

Unified On-Chip Software and Hardware Debug for HLS-Accelerated Programs., и . FPT, стр. 354-357. IEEE, (2018)Improving the Reliability of FPGA CRO PUFs., , , и . FPL, стр. 311-316. IEEE, (2023)Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (1): 83-96 (2017)Using Round-Robin Tracepoints to debug multithreaded HLS circuits on FPGAs., и . FPT, стр. 40-47. IEEE, (2015)Accelerating in-system FPGA debug of high-level synthesis circuits using incremental compilation techniques., , и . FPL, стр. 1-4. IEEE, (2017)Implementation and Design Space Exploration of a Turbo Decoder in High-Level Synthesis., и . ReConFig, стр. 1-5. IEEE, (2019)Assuring Netlist-to-Bitstream Equivalence using Physical Netlist Generation and Structural Comparison., , и . ICFPT, стр. 142-151. IEEE, (2023)Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices.. FCCM, стр. 136-143. IEEE Computer Society, (2017)Architecture Exploration for HLS-Oriented FPGA Debug Overlays., , и . FPGA, стр. 209-218. ACM, (2018)Cloning the Unclonable: Physically Cloning an FPGA Ring-Oscillator PUF., , , , и . FPT, стр. 1-10. IEEE, (2022)