( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Balancing wrapper chains of SoC core based on best interchange decreasing.

, , и . SoC, стр. 1-4. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yi Ni

Yi Wang

Weiyong Yi

Zhiwei Yi

Yi Yang

 

Другие публикации лиц с тем же именем

Design of True Random Number Generator Based on Multi-Stage Feedback Ring Oscillator., , , , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1752-1756 (2022)An Output-Capacitorless Ultra-Low Power Low-Dropout Regulator., , , , , и . J. Circuits Syst. Comput., 26 (12): 1750193:1-1750193:11 (2017)Lightweight Hybrid Entropy Source True Random Number Generator Based on Jitter and Metastability., , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 71 (7): 3513-3517 (июля 2024)A high reliability physically unclonable function based on multiple tunable ring oscillator., , , , , и . Microelectron. J., (2021)Decreasing SoC Test Power Dissipation and Test Data Volume Based on Pattern Recombination., , и . TrustCom, стр. 701-705. IEEE Computer Society, (2011)A Low-Cost High-Efficiency True Random Number Generator on FPGAs., , , , , , и . ATS, стр. 54-58. IEEE, (2018)An All-Digital and Jitter-Quantizing True Random Number Generator in SRAM-Based FPGAs., , , , , , , и . ATS, стр. 59-62. IEEE, (2018)Balancing wrapper chains of SoC core based on best interchange decreasing., , и . SoC, стр. 1-4. IEEE, (2008)Wafer-level Adaptive Testing Based on Dual-Predictor Collaborative Decision., , , , , , и . J. Electron. Test., 40 (3): 405-415 (июня 2024)A High Reliability FPGA Chip Identification Generator Based on PDLs., , , , , , и . ATS, стр. 63-67. IEEE, (2018)