( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
In-Memory Resistive RAM Implementation of Binarized Neural Networks for Medical Applications.

, , , , , , , и . DATE, стр. 690-695. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jean-Michel Langlais

Jean-Michel Dengler

Jean-Michel Grossenbacher

Jean-Michel Autebert

Jean-Michel Ayache

 

Другие публикации лиц с тем же именем

Testing the Local Interconnect Resources of SRAM-Based FPGA's., , , и . J. Electron. Test., 16 (5): 513-520 (2000)Implementation of Ternary Weights with Resistive RAM Using a Single Sense Operation per Synapse., , , , , , , и . CoRR, (2020)Ultra-High-density 3D vertical RRAM with stacked JunctionLess nanowires for In-Memory-Computing applications., , , , , , , , и . CoRR, (2020)A Novel Low Power Oriented Design Methodology for Analog Blocks., , , и . J. Low Power Electron., 4 (1): 60-67 (2008)Powering AI at the Edge: A Robust, Memristor-based Binarized Neural Network with Near-Memory Computing and Miniaturized Solar Cell., , , , , , , , , и 6 other автор(ы). CoRR, (2023)Model of the Weak Reset Process in HfOx Resistive Memory for Deep Learning Frameworks., , , , , , , , и . CoRR, (2021)Stochastic Computing for Hardware Implementation of Binarized Neural Networks., , , , , и . CoRR, (2019)Dynamic power reduction through process and design optimizations on CMOS 80 nm embedded non-volatile memories technology., , , , , , , , , и 2 other автор(ы). MWSCAS, стр. 897-900. IEEE, (2014)CAPC: A Configurable Analog Pop-Count Circuit for Near-Memory Binary Neural Networks., , , , , , , , и . MWSCAS, стр. 158-161. IEEE, (2021)Memory-Centric Neuromorphic Computing With Nanodevices., , , , , , , , , и . BioCAS, стр. 1-4. IEEE, (2019)