( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FusedGCN: A Systolic Three-Matrix Multiplication Architecture for Graph Convolutional Networks.

, , , и . ASAP, стр. 93-97. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dionysios Chalkomatas

Dionysios Basdekis

Dionysios Gliatis

Dionysios Logothetis

Dionysios Antonopulos

 

Другие публикации лиц с тем же именем

Error Checking for Sparse Systolic Tensor Arrays., , и . CoRR, (2024)Low-Cost Online Convolution Checksum Checker., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 30 (2): 201-212 (2022)ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining., , , , и . CoRR, (2022)Streaming Dilated Convolution Engine., , и . IEEE Trans. Very Large Scale Integr. Syst., 31 (3): 401-405 (марта 2023)Reduced-Precision Floating-Point Arithmetic in Systolic Arrays with Skewed Pipelines., , , и . AICAS, стр. 1-5. IEEE, (2023)LeapConv: An Energy-Efficient Streaming Convolution Engine with Reconfigurable Stride., , и . ISVLSI, стр. 200-205. IEEE, (2022)ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining., , , , и . DATE, стр. 1-6. IEEE, (2023)A High-Level Synthesis Library for Synthesizing Efficient and Functional-Safe CNN Dataflow Accelerators., , , , , , и . IEEE Access, (2024)Exploiting data encoding and reordering for low-power streaming in systolic arrays., , , и . Microprocess. Microsystems, (2023)The Case for Asymmetric Systolic Array Floorplanning., , , и . CoRR, (2023)