( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns.

, и . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1353-1357 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nicola Gess

Nicola Brocca

Nicola Breugst

Nicola Wedde

Nicola Rath

 

Другие публикации лиц с тем же именем

Hardware-based parallel computing for real-time haptic rendering of deformable objects., , , , , , , , и . IROS, стр. 4187. IEEE, (2008)Automated data analysis solutions to silicon debug., , и . DATE, стр. 982-987. IEEE, (2009)Fast Inner-Product Algorithms and Architectures for Deep Neural Network Accelerators., и . IEEE Trans. Computers, 73 (2): 495-509 (февраля 2024)Dynamic binary translation to a reconfigurable target for on-the-fly acceleration., и . DAC, стр. 286-287. ACM, (2011)Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation., , и . DAC, стр. 121:1-121:6. ACM, (2013)Interview With Prof. Sung-Mo (Steve) Kang.. IEEE Des. Test, 40 (3): 64-67 (июня 2023)Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns., и . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1353-1357 (2009)Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation., и . IEEE Trans. Very Large Scale Integr. Syst., 25 (6): 1866-1880 (2017)Guest Editors' Introduction: Top Papers from the 2015 International Test Conference., и . IEEE Des. Test, 33 (6): 5-6 (2016)Power-Conscious Test Synthesis and Scheduling., и . IEEE Des. Test Comput., 20 (4): 48-55 (2003)