From post

Bayesian Learning Automated SRAM Circuit Design for Power and Performance Optimization.

, , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (12): 4949-4961 (декабря 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Voltage Boosted Fail Detecting Circuit for Selective Write Assist and Cell Current Boosting for High-Density Low-Power SRAM., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (2): 797-805 (февраля 2023)Bitline Charge-Recycling SRAM Write Assist Circuitry for $V_MIN$ Improvement and Energy Saving., , , , , , , и . IEEE J. Solid State Circuits, 54 (3): 896-906 (2019)Power-Gated 9T SRAM Cell for Low-Energy Operation., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (3): 1183-1187 (2017)Efficiency analysis of importance sampling in deep submicron STT-RAM design using uncontrollable industry-compatible model parameter., , , , и . ICECS, стр. 400-403. IEEE, (2015)Impact of fin thickness and height on read stability / write ability in tri-gate FinFET based SRAM., , , , и . ISOCC, стр. 479-482. IEEE, (2012)Self-Shut-Off Pulsed Latches for Minimizing Sequencing Overhead., и . IEEE Trans. Very Large Scale Integr. Syst., 30 (11): 1728-1738 (2022)Static read stability and write ability metrics in FinFET based SRAM considering read and write-assist circuits., , , , и . ICECS, стр. 833-836. IEEE, (2012)Pseudo NMOS based sense amplifier for high speed single-ended SRAM., , , , и . ICECS, стр. 331-334. IEEE, (2014)Bitline Precharging and Preamplifying Switching pMOS for High-Speed Low-Power SRAM., , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (11): 1059-1063 (2016)A Voltage and Temperature Tracking SRAM Assist Supporting 740mV Dual-Rail Offset for Low-Power and High-Performance Applications in 7nm EUV FinFET Technology., , , , , , , , , и 9 other автор(ы). ISSCC, стр. 392-394. IEEE, (2019)