From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Channel Modeling and Reliability Enhancement Design Techniques for STT-MRAM.

L. Zhang, W. Kang, Y. Zhang, Y. Cheng, L. Zeng, J. Klein, и W. Zhao. ISVLSI, стр. 461-466. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yuanqing Gao

Yuanqing Guo

Cheng-Yung Cheng

Ying Min Cheng

I-Fen Cheng

Другие публикации лиц с тем же именем

Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation - Part II: CNT Interconnect Optimization.R. Chen, L. Chen, J. Liang, Y. Cheng, S. Elloumi, J. Lee, K. Xu, V. Georgiev, K. Ni, P. Debacker и 2 other автор(ы). IEEE Trans. Very Large Scale Integr. Syst., 30 (4): 440-448 (2022)Zero-skew Clock Network Synthesis for Monolithic 3D ICs with Minimum Wirelength.W. Wang, V. Pavlidis, и Y. Cheng. ACM Great Lakes Symposium on VLSI, стр. 399-404. ACM, (2020)AES design improvement towards information safety.L. Wu, X. Wang, X. Zhao, Y. Cheng, D. Su, A. Chen, Q. Shi, и M. Tehranipoor. ISCAS, стр. 1706-1709. IEEE, (2016)OPT: Optimal Proposal Transfer for Efficient Yield Optimization for Analog and SRAM Circuits.Y. Liu, G. Dai, Y. Cheng, W. Kang, и W. Xing. ICCAD, стр. 1-9. IEEE, (2023)PDG: A Prefetcher for Dynamic Graph Updating.X. Zhang, C. Liu, J. Ni, Y. Cheng, L. Zhang, H. Li, и X. Li. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (4): 1246-1259 (апреля 2024)ODESY: a novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY.L. Xue, Y. Cheng, J. Yang, P. Wang, и Y. Xie. ICCAD, стр. 118. ACM, (2016)DOVA: A Dynamic Overwriting Voltage Adjustment for STT-RAM L1 Cache.J. Chen, K. Liu, X. Guo, P. Girard, и Y. Cheng. ISQED, стр. 408-414. IEEE, (2020)TOTAL: Multi-Corners Timing Optimization Based on Transfer and Active Learning.W. Xing, Z. Xing, R. Lu, Z. Wang, N. Xu, Y. Cheng, и W. Zhao. DAC, стр. 1-6. IEEE, (2023)Quantitative evaluation of reliability and performance for STT-MRAM.L. Zhang, A. Todri-Sanial, W. Kang, Y. Zhang, L. Torres, Y. Cheng, и W. Zhao. ISCAS, стр. 1150-1153. IEEE, (2016)Architecture design with STT-RAM: Opportunities and challenges.P. Chi, S. Li, Y. Cheng, Y. Lu, S. Kang, и Y. Xie. ASP-DAC, стр. 109-114. IEEE, (2016)

BibSonomy

Disambiguation