From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

170 GHz SiGe-BiCMOS Loss-Compensated Distributed Amplifier., , , , и . IEEE J. Solid State Circuits, 50 (10): 2228-2238 (2015)Nonlinear Analysis of Cross-Coupled Super-Regenerative Oscillators., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (6): 2368-2381 (2021)A 0.2 dBm 225 GHz Frequency Quadrupler with 330° Phase Control in 130 nm SiGe BiCMOS., , , , и . ISCAS, стр. 434-437. IEEE, (2022)A 213 GHz 2 dBm Output-Power Frequency Quadrupler with 45 dB Harmonic Suppression in 130 nm SiGe BiCMOS., , , и . ESSCIRC, стр. 447-450. IEEE, (2021)High-impedance multi-conductor transmission-lines for integrated applications at millimeter-wave frequency., , , , и . SBCCI, стр. 129-135. ACM, (2017)High gain amplifiers in flexible self-aligned a-IGZO thin-film-transistor technology., , , , , , , , , и . ICECS, стр. 108-111. IEEE, (2014)Analysis and Design of 60-GHz Switched Injection-Locked Oscillator with up to 38 dB Regenerative Gain and 3.1 GHz Switching Rate., , , и . MWSCAS, стр. 340-343. IEEE, (2018)BiCMOS Variable Gain LNA at C-Band with Ultra Low Power Consumption for WLAN., , , , , , и . ICT, том 3124 из Lecture Notes in Computer Science, стр. 891-899. Springer, (2004)A 25-Gb/s 270-mW Time-to-Digital Converter-Based 8× Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOS., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (11): 3720-3733 (2018)A 0.2-1.3 ns Range Delay-Control Scheme for a 25 Gb/s Data-Receiver Using a Replica Delay-Line-Based Delay-Locked-Loop in 45-nm CMOS., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (5): 806-810 (2020)