( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 6.5-12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS.

, , , , , и . IEEE J. Solid State Circuits, 55 (10): 2831-2841 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jinwook Chung

Jinwook Seo

Ernst August Burmeister

Albertus Burmeister

Heinz Burmeister

 

Другие публикации лиц с тем же именем

A Sub-Harmonic RF Transmitter Architecture with Simultaneous Power Combination and LO Leakage Cancellation., , , и . IEICE Trans. Electron., 94-C (5): 858-861 (2011)A Phase Noise Optimized 4 GHz Differential Colpitts VCO., и . IEICE Trans. Electron., 93-C (3): 420-422 (2010)A 8-bit DPWM-based Analog Bypass Circuit and System for LED Matrix Headlamp in High-Voltage 180-nm CMOS Technology., , , и . ISOCC, стр. 263-264. IEEE, (2023)A low-complexity fast-locking digital PLL with multi-output bang-bang phase detector., , и . APCCAS, стр. 418-420. IEEE, (2016)Multi-Stage Reconfigurable RF-DC Converter With Deep-n-Well Biasing Using Body-Isolated MOSFET in 180-nm BCDMOS Process., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (10): 3817-3821 (октября 2023)A 4-MHz Digitally Controlled Voltage-Mode Buck Converter With Embedded Transient Improvement Using Delay Line Control Techniques., , и . IEEE Trans. Circuits Syst., 67-I (11): 4029-4040 (2020)A 12-bit 5MS/s Synchronous SAR ADC With Comparator Using High Gain Pre-amplifier., , и . ISOCC, стр. 133-135. IEEE, (2023)Electro-Optical Phase Locked Loop design for FMCW LiDAR TX in 28-nm CMOS., и . ISOCC, стр. 281-282. IEEE, (2023)A 6.5-12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS., , , , , и . IEEE J. Solid State Circuits, 55 (10): 2831-2841 (2020)Area-efficient fast scheduling schemes for MVC prediction architecture., , , и . ISCAS, стр. 575-578. IEEE, (2011)