( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Impact of sneak paths on in-memory logic design in memristive crossbars.

, , , и . it Inf. Technol., 65 (1-2): 29-39 (мая 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ludek Kole ek

Julius Koletzko

Hermann Kolesch

Berthold Koletzko

Mohammad Koleini

 

Другие публикации лиц с тем же именем

Impact of sneak paths on in-memory logic design in memristive crossbars., , , и . it Inf. Technol., 65 (1-2): 29-39 (мая 2023)Exploiting the Benefits of Clean Ancilla Based Toffoli Gate Decomposition Across Architectures., , , , и . RC, том 13960 из Lecture Notes in Computer Science, стр. 232-244. Springer, (2023)Improved Decomposition of Multiple-Control Ternary Toffoli Gates Using Muthukrishnan-Stroud Quantum Gates., , , и . RC, том 10301 из Lecture Notes in Computer Science, стр. 202-213. Springer, (2017)Design of Efficient Quantum Circuits Using Nearest Neighbor Constraint in 2D Architecture., , , и . RC, том 10301 из Lecture Notes in Computer Science, стр. 248-253. Springer, (2017)Nearest Neighbor Mapping of Quantum Circuits to Two-Dimensional Hexagonal Qubit Architecture., , , и . ISMVL, стр. 35-42. IEEE, (2022)Dynamic Realization of Multiple Control Toffoli Gate., , , и . DATE, стр. 1-6. IEEE, (2024)Improved NCV Gate Realization of Arbitrary Size Toffoli Gates., и . VLSID, стр. 289-294. IEEE Computer Society, (2017)In-Memory SAT-Solver for Self-Verification of Programmable Memristive Architectures., , , , , и . VLSID, стр. 384-389. IEEE, (2024)Complete and Efficient Verification for a RISC-V Processor Using Formal Verification., , , и . DATE, стр. 1-6. IEEE, (2024)Improved Cost-Metric for Nearest Neighbor Mapping of Quantum Circuits to 2-Dimensional Hexagonal Architecture., , , и . RC, том 13960 из Lecture Notes in Computer Science, стр. 218-231. Springer, (2023)