( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
ENZYME: An Energy-Efficient Transient Computing Paradigm for Ultralow Self-Powered IoT Edge Devices.

, , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2440-2450 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jun Hu

Zaijun Hu

Hu Wang

Bing Hu

Ruguo Hu

 

Другие публикации лиц с тем же именем

AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory., , , , , и . DATE, стр. 625-628. IEEE, (2018)On the Design of Time-Constrained and Buffer-Optimal Self-Timed Pipelines., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (8): 1515-1528 (2019)ENZYME: An Energy-Efficient Transient Computing Paradigm for Ultralow Self-Powered IoT Edge Devices., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2440-2450 (2018)Heterogeneous FPGA-Based Cost-Optimal Design for Timing-Constrained CNNs., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2542-2554 (2018)Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization., , , , , и . NVMSA, стр. 1-2. IEEE, (2014)Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory., , , , , и . FPL, стр. 459-462. IEEE, (2008)Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (4): 584-592 (2011)On-device Prior Knowledge Incorporated Learning for Personalized Atrial Fibrillation Detection., , , и . ACM Trans. Embed. Comput. Syst., 20 (5s): 56:1-56:25 (2021)Real-Time Data Retrieval in Cyber-Physical Systems with Temporal Validity and Data Availability Constraints., , , , , , , и . IEEE Trans. Knowl. Data Eng., 31 (9): 1779-1793 (2019)CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (7): 2153-2163 (2017)