( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
ScalableCore System: A Scalable Many-Core Simulator by Employing over 100 FPGAs.

, , , , и . ARC, том 7199 из Lecture Notes in Computer Science, стр. 138-150. Springer, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Naoki Yoshida

Naoki Ueda

Naoki Fukuzawa

Naoki Tamura

Naoki Saito

 

Другие публикации лиц с тем же именем

A Novel Remote FPGA Lab Platform Using MCU-based Controller Board., и . TALE, стр. 1-6. IEEE, (2023)SimCell: A Processor Simulator for Multi-Core Architecture Research., , , и . Inf. Media Technol., 4 (2): 270-281 (2009)A light-weight implementation of latch-based true random number generator., , и . IWCMC, стр. 901-906. IEEE, (2019)Evaluation of the hardwired sequence control system generated by high-level synthesis., , , и . ISIE, стр. 1261-1267. IEEE, (2017)A Virtual Cache for Overlapped Memory Accesses of Path ORAM., , , и . Int. J. Netw. Comput., 7 (2): 106-123 (2017)ScalableCore System: A Scalable Many-Core Simulator by Employing over 100 FPGAs., , , , и . ARC, том 7199 из Lecture Notes in Computer Science, стр. 138-150. Springer, (2012)Design and implementation of instruction indirection for embedded software obfuscation., , и . Microprocess. Microsystems, (2016)An MMCM-based high-speed true random number generator for Xilinx FPGA., и . Int. J. Netw. Comput., 11 (2): 154-171 (2021)A latch-latch composition of metastability-based true random number generator for Xilinx FPGAs., и . IEICE Electron. Express, 15 (10): 20180386 (2018)On the Feasibility of TERO-Based True Random Number Generator on Xilinx FPGAs.. FPL, стр. 103-108. IEEE, (2020)