( en | de | ru )

 

Disambiguierung von "Niitsu, Kiichi"

Autor der Publikation

KopierenLöschenDiese Publikation zur Ablage hinzufügen
A 65-nm CMOS Fully Integrated Analysis Platform Using an On-Chip Vector Network Analyzer and a Transmission-Line-Based Detection Window for Analyzing Circulating Tumor Cell and Exosome.

, , , , , , , , , , , , , , , , und . IEEE Trans. Biomed. Circuits Syst., 13 (2): 470-479 (2019)

Bitte wählen Sie eine Person um die Publikation zuzuordnen

Um zwischen Personen mit demselben Namen zu unterscheiden, wird der akademische Grad und der Titel einer wichtigen Publikation angezeigt. Zudem lassen sich über den Button neben dem Namen einige der Person bereits zugeordnete Publikationen anzeigen.

Kiichi Hamamoto

 

Weitere Publikationen von Autoren mit dem selben Namen

A 385×385μm2 0.165V 0.27nW Fully-Integrated Supply-Modulated OOK Transmitter in 65nm CMOS for Glasses-Free, Self-Powered, and Fuel-Cell-Embedded Continuous Glucose Monitoring Contact Lens., , , , , , und . IEICE Trans. Electron., 102-C (7): 590-594 (2019)Design and Analysis of Scalability in Current-Mode Analog-to-Time Converter for an Energy-Efficient and High-Resolution CMOS Biosensor Array., , , und . IEICE Trans. Electron., 100-C (6): 597-601 (2017)Low-Voltage Gate-Leakage-Based Timer Using an Amplifier-Less Replica-Bias Switching Technique in 55-nm DDC CMOS., und . IEEE Open J. Circuits Syst., (2020)3-D System Integration of Processor and Multi-Stacked SRAMs Using Inductive-Coupling Link., , , , , , , , , und 3 andere Autor(en). IEEE J. Solid State Circuits, 45 (4): 856-862 (2010)Design and Experimental Verification of a 2.1nW 0.018mm2 Slope ADC-Based Supply Voltage Monitor for Biofuel-Cell-Powered Supply-Sensing Systems in 180-nm CMOS., , und . IEICE Trans. Electron., 105-C (10): 565-570 (Oktober 2022)A Solar-Cell-Assisted, 99% Biofuel Cell Area Reduced, Biofuel-Cell-Powered Wireless Biosensing System in 65nm CMOS for Continuous Glucose Monitoring Contact Lenses., und . IEICE Trans. Electron., 105-C (7): 343-348 (2022)Design and theoretical analysis of a clock jitter reduction circuit using gated phase blending between self-delayed clock edges., , , und . IEICE Electron. Express, 16 (13): 20190218 (2019)A low-voltage CMOS electrophoresis IC using electroless gold plating for small-form-factor biomolecule manipulation., , , und . ASP-DAC, Seite 11-12. ACM, (2019)A reference-free on-chip timing jitter measurement circuit using self-referenced clock and a cascaded time difference amplifier in 65nm CMOS., , , , , und . ASP-DAC, Seite 553-554. IEEE, (2012)A 1Tb/s 3W inductive-coupling transceiver for inter-chip clock and data link., , , , , , , , und . ISSCC, Seite 1676-1685. IEEE, (2006)