( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Limitations of a relaxation oscillator in capacitance measurements.

, , , и . IEEE Trans. Instrumentation and Measurement, 49 (5): 980-983 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Song Chen

Song Chen

Chen Song

Song Song

Song Song

 

Другие публикации лиц с тем же именем

Modeling Air Pollution Transmission Behavior as Complex Network and Mining Key Monitoring Station., , , , и . IEEE Access, (2019)Synthesis of custom interleaved memory systems., и . IEEE Trans. Very Large Scale Integr. Syst., 8 (1): 74-83 (2000)Fault-Tolerant-Driven Clustering for Large Scale Neuromorphic Computing Systems., , , и . AICAS, стр. 238-242. IEEE, (2020)A Dual-Chamber Serial-Parallel Piezoelectric Pump with an Integrated Sensor for Flow Rate Measurement., , , , , , и . Sensors, 19 (6): 1447 (2019)Exploration of Schedule Space by Random Walk., , и . IPSJ Trans. Syst. LSI Des. Methodol., (2009)Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (1): 199-212 (2020)Clustered Fault Tolerance TSV Planning for 3-D Integrated Circuits., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (8): 1287-1300 (2017)An Optimized Algorithm for Protecting Privacy Based on Coordinates Mean Value for Cognitive Radio Networks., , , и . IEEE Access, (2018)Topology-aware floorplanning for 3D application-specific Network-on-Chip synthesis., , , и . ISCAS, стр. 1732-1735. IEEE, (2013)Port assignment for interconnect reduction in high-level synthesis., , и . VLSI-DAT, стр. 1-4. IEEE, (2012)