( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A customized lattice reduction multiprocessor for MIMO detection.

, , , , и . ISCAS, стр. 2976-2979. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shahriar Sharafat

Shahriar Rabbanifar

Shahriar Sarami

Shahriar Fakher

Shahriar Fatehi

 

Другие публикации лиц с тем же именем

Programmable ASIPs for Multimode MIMO Transceiver., , и . J. Signal Process. Syst., 90 (10): 1369-1381 (2018)MIMO detection and precoding architectures.. University of Oulu, Finland, (2019)base-search.net (ftunivoulu:oai:oulu.fi:isbn978-952-62-2283-7).6G White paper: Research challenges for Trust, Security and Privacy., , , , , , , , , и 17 other автор(ы). CoRR, (2020)Matrix Decomposition for Massive MIMO Detection., , , , и . NorCAS, стр. 1-6. IEEE, (2020)A customized lattice reduction multiprocessor for MIMO detection., , , , и . ISCAS, стр. 2976-2979. IEEE, (2015)Design of a unified transport triggered processor for LDPC/turbo decoder., , , , , и . ICSAMOS, стр. 288-295. IEEE, (2013)Deep Learning for Massive MIMO Uplink Detectors., , , и . IEEE Commun. Surv. Tutorials, 24 (1): 741-766 (2022)A Fractional Sample Rate Converter with Parallelized Multiphase Output: Algorithm and FPGA Implementation., , и . J. Signal Process. Syst., 94 (12): 1459-1469 (декабря 2022)FPGA Implementation of Stair Matrix based Massive MIMO Detection., , , , и . LASCAS, стр. 1-4. IEEE, (2021)ADMM-based infinity norm detection for large MU-MIMO: Algorithm and VLSI architecture., , и . ISCAS, стр. 1-4. IEEE, (2017)