( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Optimization of structure and system latency in evolvable block-based neural networks using genetic algorithm.

, , , и . Neurocomputing, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Raghu Nambiar

Sandeep Nambiar

Smitha Vishnu

Vishnu Kotrajaras

Vishnu Bendre

 

Другие публикации лиц с тем же именем

Block-Based Spiking Neural Network Hardware with Deme Genetic Algorithm., , , и . ISCAS, стр. 1-5. IEEE, (2019)Ower and Area Efficient Router with Automated Clock Gating for Neuromorphic Computing., , , , и . SoCC, стр. 27-32. IEEE, (2019)Accelerating the AES encryption function in OpenSSL for embedded systems., , и . Int. J. Inf. Commun. Technol., 2 (1/2): 83-93 (2009)3881 Gbps/W, 3005 µm AES Core with State Based Clock Gating for IoT applications., , , , и . ISCAS, стр. 1-5. IEEE, (2024)Coverage Driven Verification Methodology for Asynchronous Neuromorphic Routers., , , , и . SoCC, стр. 242-247. IEEE, (2019)Exploring Error Correction Circuits on RISC-V based Systems for Space Applications., , , и . ISCAS, стр. 1-5. IEEE, (2024)A 1800μm2, 953Gbps/W AES Accelerator for IoT Applications in 40nm CMOS., , , , , , и . ISCAS, стр. 2433-2437. IEEE, (2022)A real-time near infrared image acquisition system based on image quality assessment., , , и . J. Real-Time Image Processing, 13 (1): 103-120 (2017)Co-simulation methodology for improved design and verification of hardware neural networks., , и . IECON, стр. 2226-2231. IEEE, (2013)0.08mm2 128nW MFCC Engine for Ultra-low Power, Always-on Smart Sensing Applications., , , , и . ISCAS, стр. 2680-2684. IEEE, (2022)