( en | de | ru )

 

Disambiguation of "Yoshikawa, Masaya"

Author of the publication

copydeleteadd this publication to your clipboard
Helper Data Aware Cloning Method for Physical Unclonable Function.

, and . SmartCloud, page 47-51. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Yoshikawa, Masaya
add a person with the name Yoshikawa, Masaya
 

Other publications of authors with the same name

Helper Data Aware Cloning Method for Physical Unclonable Function., and . SmartCloud, page 47-51. IEEE Computer Society, (2017)Feature Extraction Driven Modeling Attack Against Double Arbiter PUF and Its Evaluation., , and . AICCC, page 94-99. ACM, (2018)Architecture of Via Programmable Logic using Exclusive-OR Array (VPEX) for EB Direct Writing., , , and . CICC, page 261-264. IEEE, (2007)The new DFM approach based on a genetic algorithm., and . Artif. Life Robotics, 11 (1): 28-31 (2007)Hierarchical Parallel Placement Using a Genetic Algorithm for Realizing Low Power Consumption., and . J. Adv. Comput. Intell. Intell. Informatics, 11 (2): 168-175 (2007)An Efficient Hardware Accelerator for Power Grid Simulation., , , , and . ISCAS, page 2994-2997. IEEE, (2009)Architecture for high-speed Ant Colony Optimization., and . IRI, page 1-5. IEEE Systems, Man, and Cybernetics Society, (2007)Shuffling Based Side-Channel Countermeasure for Energy Harvester., and . GCCE, page 714-715. IEEE, (2018)Deep Learning Based Side-Channel Analysis for Lightweight Cipher PRESENT., , , and . ICCAE, page 570-574. IEEE, (2023)Placement Tool Dedicated for a Via-programmable Logic Device VPEX., , and . CAINE, page 21-25. ISCA, (2010)