From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-chip Training., , , , и . CoRR, (2020)NeuroSim Simulator for Compute-in-Memory Hardware Accelerator: Validation and Benchmark., , , , и . Frontiers Artif. Intell., (2021)A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References., , , , и . IEEE J. Solid State Circuits, 57 (9): 2868-2877 (2022)DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (11): 2306-2319 (2021)A 40nm RRAM Compute-in-Memory Macro with Parallelism-Preserving ECC for Iso-Accuracy Voltage Scaling., , , и . ESSCIRC, стр. 101-104. IEEE, (2022)Two-Way Transpose Multibit 6T SRAM Computing-in-Memory Macro for Inference-Training AI Edge Chips., , , , , , , , , и 15 other автор(ы). IEEE J. Solid State Circuits, 57 (2): 609-624 (2022)ENNA: An Efficient Neural Network Accelerator Design Based on ADC-Free Compute-In-Memory Subarrays., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (1): 353-363 (января 2023)Architecture and Circuit Design Optimization for Compute-In-Memory.. Georgia Institute of Technology, Atlanta, GA, USA, (2023)base-search.net (ftgeorgiatech:oai:smartech.gatech.edu:1853/70137).Achieving High In Situ Training Accuracy and Energy Efficiency with Analog Non-Volatile Synaptic Devices., , , , и . ACM Trans. Design Autom. Electr. Syst., 27 (4): 37:1-37:19 (2022)Hardware-aware Quantization/Mapping Strategies for Compute-in-Memory Accelerators., , и . ACM Trans. Design Autom. Electr. Syst., 28 (3): 34:1-34:23 (2023)