( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Multiple block structure-preserving reduced order modeling of interconnect circuits.

, , и . Integr., 42 (2): 158-168 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michael Sheldon

Christopher Sheldon

Sheldon Blank

George Sheldon

Barbara Sheldon

 

Другие публикации лиц с тем же именем

Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling., и . DAC, стр. 550-554. ACM, (2001)Hierarchical approach to exact symbolic analysis of large analog circuits., , и . DAC, стр. 860-863. ACM, (2004)A wideband hierarchical circuit reduction for massively coupled interconnects., , , и . ASP-DAC, стр. 111-114. ACM Press, (2005)Wideband modeling of RF/Analog circuits via hierarchical multi-point model order reduction., , , и . ASP-DAC, стр. 224-229. ACM Press, (2005)A structured parallel periodic Arnoldi shooting algorithm for RF-PSS analysis based on GPU platforms., , , и . ASP-DAC, стр. 13-18. IEEE, (2011)Efficient model reduction of interconnects via double gramians approximation., , , и . ASP-DAC, стр. 25-30. IEEE, (2010)Time-domain performance bound analysis of analog circuits considering process variations., , , и . ASP-DAC, стр. 535-540. IEEE, (2012)Symbolic formulation method for mixed-mode analog circuits using nullors., , , и . ICECS, стр. 856-859. IEEE, (2009)Transient analysis of large linear dynamic networks on hybrid GPU-multicore platforms., , , , и . NEWCAS, стр. 173-176. IEEE, (2012)Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms., , и . ICCAD, стр. 561-568. IEEE, (2013)